

# Essentials Oak 14 Schematic

## Chief River

2012-09-05

REV : A00

*DY : None Installed*

*UMA: UMA only installed*

*OPS: DISCRTE OPTIMUS installed*

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size

A3

Document Number

**OAK14 Chief River DIS**


Rev

**A00**

Date: Wednesday, September 05, 2012

Sheet 1 of 105

# Oak14 Block Diagram



|                   |  |       |
|-------------------|--|-------|
| CHARGER           |  | 40    |
| BQ24727           |  |       |
| INPUTS            | OUTPUTS                                      |       |
| AD+               | DCBATOUT                                     |       |
| BT+               |  |       |
| SYSTEM DC/DC      |  | 41    |
| TPS51225          |  |       |
| INPUTS            | OUTPUTS                                      |       |
| DCBATOUT          | 3D3V_AUX_S5<br>5V_AUX_S5<br>5V_S5<br>3D3V_S5 |       |
| CPU Core/NB Power |  | 42~44 |
| ISL95833          |  |       |
| INPUTS            | OUTPUTS                                      |       |
| DCBATOUT          | VCC_CORE<br>VCC_GFXCORE                      |       |
| DDR3 SUS          |  | 46    |
| TPS51216          |  |       |
| INPUTS            | OUTPUTS                                      |       |
| DCBATOUT          | 1D5V_S3                                      |       |
| DDR3 VTT          |  | 46    |
| TPS51216          |  |       |
| INPUTS            | OUTPUTS                                      |       |
| DCBATOUT          | 0D75V_S0                                     |       |
| CPU VCCP_CPU      |  | 45    |
| TPS51219          |  |       |
| INPUTS            | OUTPUTS                                      |       |
| DCBATOUT          | 1D05V_S0                                     |       |
| Intel PCH 1D8V_S0 |  |       |
| SYW231            |  | 47    |
| INPUTS            | OUTPUTS                                      |       |
| 3D3V_S5           | 1D8V_S0                                      |       |
| Intel CPU VCCSA   |  | 48    |
| TPS51463          |  |       |
| INPUTS            | OUTPUTS                                      |       |
| 5V_S5             | 0D85V_S0                                     |       |
| Nvidia VGA_CORE   |  | 92    |
| ADP3211MNR2G      |  |       |
| INPUTS            | OUTPUTS                                      |       |
| DCBATOUT          | VGA_CORE                                     |       |
| Switches          |  | 36 93 |
| INPUTS            | OUTPUTS                                      |       |
| 1D5V_S3           | 1D5V_S0                                      |       |
| 5V_S5             | 5V_S0  |       |
| 3D3V_S5           | 3D3V_S0                                      |       |
| VCCP_CPU          | 1D05V_VGA_S0                                 |       |
| 3D3V_S0           | 3D3V_VGA_S0                                  |       |
| 1D5V_S3           | 1D5V_VGA_S0                                  |       |
| PCB LAYER         |  |       |
| L1:Top            | L4:Signal                                    |       |
| L2:VCC            | L5:GND                                       |       |
| L3:Signal         | L6:Bottom                                    |       |

| Name   | Schematics Notes   |
|--|--|
| SPKR   | The signal has a weak internal pull-down.<br>Note: the internal pull-down is disabled after PLTRST# deasserts.<br>If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (Panther Point will disable the TCO Timer system reboot feature).  |
| INIT3_3V#                                    | This signal has a weak internal pull-up.<br>Note: The internal pull-up is disabled after PLTRST# deasserts.<br>NOTE: This signal should not be pulled low. Leave as "No Connect".  |
| INTVRMEN                                     | Integrated 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when high<br>NOTE: This signal should always be pulled high<br>External 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when Low.<br>NOTE: This signal should be pulled down to GND through 330 kOhms resistor  |
| GNT3#/GPIO55<br>GNT2#/GPIO53<br>GNT1#/GPIO51 | GNT[3:0]# functionality is not available on Mobile.<br>Used as GPIO only. Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3 power rail.   |
| DF_TVS                                       | This signal is a strap for selecting DMI and FDI termination voltage.<br>For Ivy Bridge processor only implementation:<br>DF_TVS needs to be pulled up to VccDPTERM power rail through 2.2 kOhms ±5% resistor.<br>For future processor compatibility:<br>It needs to be connected to PROC_SELECT through a 1.0 kOhms ±5% series resistor. The PROC_SELECT signal would need a 2.2 kOhms ±5% pull-up resistor to PCH VccDPTERM.   |
| SATA1GP/<br>GPIO19                           | Bit11 Bit 10 Boot BIOS Destination<br>0 1 Reserved<br>1 0 PCI<br>1 1 SPI<br>0 0 LPC<br>NOTE: If option 00 LPC is selected BIOS may still be placed on LPC, but all platforms with Panther Point require SPI flash connected directly to the Panther Point's SPI bus with a valid descriptor in order to boot.<br>NOTE: Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LBC/PCI by functional strap or via Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GbE LAN.<br>NOTE: PCI Boot BIOS destination is not supported on mobile.   |
| SATA2GP/<br>GPIO36                           | Reserved.<br>This signal has a weak internal pull-down.<br>NOTE: The internal pull-down is disabled after PLTRST# deasserts.<br>NOTE: This signal should not be pulled high when strap is sampled.   |
| SATA3GP/<br>GPIO37                           | Reserved<br>This signal has a weak internal pull-down.<br>NOTE: The internal pull-down is disabled after PLTRST# deasserts.<br>NOTE: This signal should not be pulled high when strap is sampled.  |
| HDA_DOCK_EN#<br>/GPIO33                      | High Definition Audio Dock Enable: This signal controls the external Intel HD Audio docking isolation logic. This is an active-low-signal. When deasserted the external docking switch is in isolate mode. When asserted the external docking switch electrically connects the Intel® HD Audio dock signals to the corresponding Panther Point signals. This signal can instead be used as GPIO33.   |
| HDA_SDO                                      | Signal has a weak internal pull-down.<br>If strap is sampled low, the security measures defined in the Flash Descriptor will be in effect (default). If sampled high, the Flash Descriptor Security will be overridden.<br>This strap should only be asserted high via external pull-up in manufacturing/debug environments ONLY.<br>Note: The weak internal pull-down is disabled after PLTRST# deasserts.<br>Asserting the HDA_SDO high on the rising edge of PWROK will also halt Intel Management Engine after chipset bring up and disable runtime Intel Management Engine features. This is a debug mode and must not be asserted after manufacturing/ debug. This signal has a 20k internal pull down resistor. |
| HDA_SYNC                                     | This signal has a weak internal pull-down.<br>On Die PLL VR is supplied by 1.5 V from VCCVRM when sampled high, 1.8 V from VCCVRM when sampled low.<br>Needs to be pulled High for Chief River platform.<br>Note: HDA_SYNC signal also serves as a strap for selecting VRM voltage to the PCH. The strap is sampled on the rising edge of RSMRST# signal. Due to potential leakage on the codec (path to GND), the strap may not be able to achieve the Vinmin at PCH input. Therefore, platform may need to isolate this signal from the codec during the strap phase. Refer to the example circuits provided in the latest Chief River platform design guide.  |
| GPI015                                       | TLSC Confidentiality<br>Low (0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality<br>High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality<br>This signal has a weak internal pull-down.<br>NOTE: The weak internal pull-down is disabled after RSMRST# deasserts.<br>NOTE: A strong pull-up may be needed for GPIO functionality.   |
| L_DDC_DATA                                   | LVDS Detected.<br>When '1' - LVDS is detected; When '0' - LVDS is not detected.<br>This signal has a weak internal pull-down.<br>NOTE: The internal pull-down is disabled after PLTRST# deasserts.   |
| SDVO_CTRLDATA                                | Port B Detected<br>When '1' - Port B is detected; When '0' - Port B is not detected<br>This signal has a weak internal pull-down.<br>NOTE: The internal pull-down is disabled after PLTRST# deasserts.   |
| DDPC_CTRLDATA                                | Port C Detected.<br>When '1' - Port C is detected; When '0' - Port C is not detected<br>This signal has a weak internal pull-down.<br>NOTE: The internal pull-down is disabled after PLTRST# deasserts.  |
| DDPD_CTRLDATA                                | Port D Detected.<br>When '1' - Port D is detected; When '0' - Port D is not detected<br>This signal has a weak internal pull-down.<br>NOTE: The internal pull-down is disabled after PLTRST# deasserts.  |
| GPI028                                       | The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled. If not used, 8.2-kΩ to 10-kΩ pull-up to +V3.3A power-rail.<br>GPI028 signal also needs to be pulled up to 3.3V_SUS with 4.7k resistor to ensure proper strap setting when use as the chipset test interface. Refer to the latest platform debug design guide and platform design guide for more details.<br>NOTE: This signal has a weak internal pull-up. The internal pull-up is disabled after RSMRST# deasserts.   |
| GPI029/<br>SLP_LAN#                          | GPI029 is multiplexed with SLP_LAN#. If Intel LAN is implemented on the platform, SLP_LAN# must be used to control the power to the PHY LAN (no other implementation is supported). If integrated Intel LAN is not supported on the platform, GPI029 can be used as a normal GPIO. A soft strap determines the functionality of GPI029, either as SLP_LAN# or GPIO. By default, the soft strap enables SLP_LAN# functionality on the pin. If the soft strap is changed to enable GPIO functionality, then SLP_LAN# functionality is no longer available, and the signal can be used as a normal GPIO (default to GPI).   |

Processor Strapping

| Chief River Schematic Checklist Revision 1.5 |  |   |               |
|--|--|---|---------------|
| Pin Name                                     | Strap Description                        | Configuration (Default value for each bit is 1 unless specified otherwise)  | Default Value |
| CFG[0]                                       |  | Connect a series 1 kOhms resistor on the critical CFG[0] trace in a manner which does not introduce any stubs to CFG[0] trace. Route as needed from the opposite side of this series isolation resistor to the debug port. ITP will drive the net to GND. |               |
| CFG[2]                                       | PCIe Static x16 Lane Numbering Reversal. | 1: Normal Operation; Lane # definition matches socket pin map definition<br>0: Lane Reversed  | 1             |
| CFG[4]                                       | Display Port Presence strap              | 1: Disabled - No Physical Display Port attached to Embedded DisplayPort<br>0: Enabled - An external Display Port device is connected to the Embedded Display Port pull-down to GND through a 1KΩ ± 5% resistor to enable port                             | 1             |
| CFG[6:5]                                     | PCIe Port Bifurcation Straps             | 00 = 1 x 8, 2 x 4 PCI Express<br>01 = reserved<br>10 = 2 x 8 PCI Express<br>11 = 1 x 16 PCI Express   | 1             |
| CFG[17:7]                                    |  | Reserved configuration lands. A test point may be placed on the board for these lands.  |               |

Sandy Bridge + Ivy Bridge Compatibility Requirements

| Chief River Schematic Checklist Revision 1.5 |  |  |
|--|--|--|
| Pin Name                                     | Configuration                          | Schematic Notes  |
| DDR3 VREF                                    | Sandy Bridge + Ivy Bridge              | DDR3 VREF M1 and M3 Guidelines are required.<br>Note: The M3 traces are routed to the Sandy Bridge Processor reserved pins.  |
|  | Ivy Bridge                             | No change.   |
| PROC_SELECT# & DF_TVS                        | Sandy Bridge + Ivy Bridge              | Connect DF_TVS signal of the PCH to PROC_SELECT# of the processor through a 1k±5% series resistor. PROC_SELECT# also needs a 2.2K±5% pull up resistor to PCH VccDPTERM rail. |
|  | Ivy Bridge                             | No change.   |
| VCCIO VR Implementation                      | Sandy Bridge + Ivy Bridge              | The POR for Ivy Bridge mobile parts is now 1.05 V. There is no longer a requirement for a separate VCCIO VR for Sandy Bridge + Ivy Bridge compatibility.                     |
|  | Ivy Bridge                             | No change.   |
| VCCSA_SEL connection to VCCSA_VID[1:0] lines | Sandy Bridge + Ivy Bridge              | VCCSA_SELECT[0:1] which should be connected to VID[1:0] of the System Agent (SA) VR controller.  |
|  | Ivy Bridge                             | No change.   |
| Layout Requirement on PCI Express Gen3       | Sandy Bridge + Ivy Bridge              | The total motherboard length for a pair of consecutive PCI Express Tx lanes be length matched within 100 mils (2.54 mm)  |
|  | Ivy Bridge                             | No change.   |
| GT Core VR Implementation                    | Sandy Bridge + Ivy Bridge              | Depending on the PDBG specifications, some IVB GT2 SKUs may require a new VR controller and 2 phase VCC GT core VR.  |
|  | Ivy Bridge                             | No change.   |
| Processor PCI Express Graphics Guidelines    | Sandy Bridge + Ivy Bridge (PCIe Gen3): | To support Gen 3 PCI Express Graphic, the value of the AC coupling capacitor should be 180 - 265 nF.   |
|  | Ivy Bridge                             | No change.   |

Power Plane

| POWER PLANE   | VOLTAGE   | Voltage Rails | DESCRIPTION                                    |
|---|---|---------------|--|
|   |   | ACTIVE IN     |  |
| SV_S0<br>SDV_S0<br>LWU_S0<br>SDV_S0<br>SDV_VTT<br>ODSV_S0<br>ODTV_S0<br>VCC_CORE<br>VCC_DPREFC0R<br>LWU_VGA_S0<br>SDV_VGA_S0<br>IV_VGA_S0 | 5V<br>3.3V<br>1.8V<br>1.8V<br>1.05V<br>0.95 - 0.85V<br>0.75V<br>0.33V to 1.5V<br>0.4 to 1.25V<br>1.8V<br>3.3V<br>1V | S0            | CPU Core Rail<br>Graphics Core Rail            |
| SV_USBK_S3<br>LWV_S3<br>ODR_VREF_S3   | 5V<br>1.8V<br>0.75V   | S3            |  |
| BT+<br>ODBATOUT<br>SV_S5<br>SV_AUX_S5<br>SDV_S5<br>SDV_AUX_S5   | 6V-14.1V<br>6V-14.1V<br>5V<br>5V<br>3.3V<br>3.3V  | All S states  | AC Brick Mode only                             |
| SDV_LAN_S5  | 3.3V  | NOL_RH        | Legacy WGL                                     |
| SDV_AUX_EBC   | 3.3V  | D0W, Sx       | ON for supporting Deep Sleep states            |
| SDV_AUX_S5  | 3.3V  | G1, Sx        | Powered by Li Coin Cell in G1 and +V3ALM in Sx |

PCIe Routing

|       |                   |
|-------|-------------------|
| LANE1 | X                 |
| LANE2 | X                 |
| LANE3 | Mini Card1 (WLAN) |
| LANE4 | x                 |
| LANE5 | X                 |
| LANE6 | Onboard LAN       |
| LANE7 | X                 |
| LANE8 | X                 |

USB Table

| Pair | Device                        |
|------|-------------------------------|
| 0    | USB3.0 port1                  |
| 1    | USB3.0 port2, with Debug Port |
| 2    | USB2.0 port3                  |
| 3    | X                             |
| 4    | X                             |
| 5    | Touch Panel                   |
| 6    | HM76 NC                       |
| 7    | HM76 NC                       |
| 8    | X                             |
| 9    | X                             |
| 10   | CARD READER                   |
| 11   | Mini Card (WLAN)              |
| 12   | X                             |
| 13   | CAMERA                        |

SATA Table

| SATA |        |
|------|--------|
| Pair | Device |
| 0    | HDD1   |
| 1    | X      |
| 2    | X      |
| 3    | X      |
| 4    | ODD1   |
| 5    | X      |


M14 DIS

|   |                               |  |          |
|---|-------------------------------|--|----------|
|  |                               | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshi, Taipei Hsien 221, Taiwan, R.O.C. |          |
| Title   |                               | Table of Content   |          |
| Size  | Document Number               | Rev  |          |
| A2  | OAK14 Chief River DIS         |  | A00      |
| Date:   | Wednesday, September 05, 2012 | Sheet  | 3 of 106 |

DMI trace length 2000~8000mil

FDI trace length 2000~6500mil

Signal Routing Guideline:  
EDP\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
EDP\_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.




M14 DIS



|                                     |                 |                              |                          |  |                   |
|-------------------------------------|-----------------|------------------------------|--------------------------|--|-------------------|
| Title                               |                 |                              | <b>CPU(PCIE/DMI/FDI)</b> |  |                   |
| Size<br><b>A3</b>                   | Document Number | <b>OAK14 Chief River DIS</b> |                          |  | Rev<br><b>A00</b> |
| Date: Wednesday, September 05, 2012 |                 | Sheet 4                      | of 105                   |  |                   |

SSID = CPU


WWW.AliSaler.Com





WWW.AliSaler.Com


M14 DIS

|  |                       |                |                            |  |     |
|--|-----------------------|----------------|----------------------------|--|-----|
| <b>DELL</b>  |                       |                | <b>Wistron Corporation</b> |  |     |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                       |                |                            |  |     |
| <b>CPU(THERMAL/CLOCK/PM)</b>   |                       |                |                            |  |     |
| Size   | Document Number       |                |                            |  | Rev |
| A3   | OAK14 Chief River DIS |                |                            |  | A00 |
| Date: Wednesday, September 05, 2012  |                       | Sheet 5 of 105 |                            |  |     |





| PEG Static Lane Reversal |  |
|--------------------------|--|
| CFG[2]                   | 1: Normal Operation; Lane # definition matches socket pin map definition<br>0: Lane Reversed |




| Display Port Presence Strap |  |
|-----------------------------|--|
| CFG[4]                      | 1: Disabled; No Physical Display Port attached to Embedded Display Port<br>0: Enabled; An external Display Port device is connected to the Embedded Display Port |

| PCIe Port Bifurcation Straps |  |
|------------------------------|--|
| CFG[6:5]                     | 11: 1x16 PCI Express<br>10: 2 x8 - PCI Express<br>01: Reserved<br>00: 1x8, 2x4 PCI Express |

M14 DIS

|                                     |   |   |         |
|-------------------------------------|---|---|---------|
| <b>DELL</b>                         |   | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |         |
| Title: <b>CPU (RESERVED)</b>        |   |   |         |
| Size: A3                            | Document Number: <b>OAK14 Chief River DIS</b> | Rev: <b>A00</b>   |         |
| Date: Wednesday, September 05, 2012 |   | Sheet: 7  | of: 105 |





R803, R804, R805 need close to CPU  
Alert# signal must be routed between the Clock and Data lines to reduce the cross talk between them

```

- - - - -Need place Pull Hi
- - - - -at IMVP page

```


1. PH/PL resistors place close CPU
2. SENSE signal recommend differential routing


1. PH/PL resistors place close CPU
2. SENSE signal recommend differential routing

| Voltage Rail | Voltage(V) | Iccmax(A) |
|--------------|------------|-----------|
| VCC_CORE     | 0.3-1.52   | 33        |
| VAXG         | 0-1.52     | 29 (GT2)  |
| VOCIO        | 1.05       | 8.5       |
| VDDQ         | 1.5        | 5         |
| VCCSA        | 0.675-0.9  | 4         |
| VCCPLL       | 1.8        | 1.2       |

Refer to CPU EDS V.1.7.5








Sheet 10 of 105

(Blanking)

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**XDP**

Size  
A3

Document Number  
**OAK14 Chief River DIS**

Rev  
**A00**

Date: Wednesday, September 05, 2012

Sheet 11 of 105

(Blanking)

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

|      |                              |            |
|------|------------------------------|------------|
| Size | Document Number              | Rev        |
| A3   | <b>OAK14 Chief River DIS</b> | <b>A00</b> |

|                                     |                 |
|-------------------------------------|-----------------|
| Date: Wednesday, September 05, 2012 | Sheet 12 of 105 |
|-------------------------------------|-----------------|

( Blanking )

M14 DIS




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**(Reserved)**


|      |                              |            |
|------|------------------------------|------------|
| Size | Document Number              | Rev        |
| A3   | <b>OAK14 Chief River DIS</b> | <b>A00</b> |

|                                     |                 |
|-------------------------------------|-----------------|
| Date: Wednesday, September 05, 2012 | Sheet 13 of 105 |
|-------------------------------------|-----------------|



**Note:**  
SA0\_DIM0 = 0, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA0  
SO-DIMMA TS Address is 0x30

**Layout Note:**  
For S3 reduction circuit's 1D5V return pass.





( Blanking )

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3


Document Number  
**OAK14 Chief River DIS**

Date: Wednesday, September 05, 2012

Rev  
**A00**


Sheet 16 of 105

**Reserved**



**Layout Note:**  
Place near PCH;  
trace to trace spacing=20mil

**Layout Note:**  
LVDS signal trace  
length max 4000mil



**Layout Note:**  
Place near PCH;  
trace to trace spacing=30mil

PCH1D

L\_BKLTEN

L\_VDD\_EN

L\_BKLTCTL

L\_DDC\_CLK

L\_DDC\_DATA

L\_CTRL\_CLK

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

L\_CTRL\_DATA

LVDS

Digital Display Interface

CRT

4 OF 10

SDVO\_TVCLKINN

SDVO\_TVCLKINP

SDVO\_STALLN

SDVO\_STALLP

SDVO\_INTN

SDVO\_INTN

SDVO\_CTRLCLK

SDVO\_CTRLDATA

DDPB\_AUXN

DDPB\_AUXP

DDPB\_HPD

DDPB\_0N

DDPB\_0P

DDPB\_1N

DDPB\_1P

DDPB\_2N

DDPB\_2P

DDPB\_3N

DDPB\_3P

DDPC\_CTRLCLK

DDPC\_CTRLDATA

DDPC\_AUXN

DDPC\_AUXP

DDPC\_HPD

DDPC\_0N

DDPC\_0P

DDPC\_1N

DDPC\_1P

DDPC\_2N

DDPC\_2P

DDPC\_3N

DDPC\_3P

DDPD\_CTRLCLK

DDPD\_CTRLDATA

DDPD\_AUXN

DDPD\_AUXP

DDPD\_HPD

DDPD\_0N

DDPD\_0P

DDPD\_1N

DDPD\_1P

DDPD\_2N

DDPD\_2P

DDPD\_3N

DDPD\_3P

DDPD\_0N

DDPD\_0P

DDPD\_1N

DDPD\_1P

DDPD\_2N

DDPD\_2P

DDPD\_3N

DDPD\_3P

DDPD\_0N

DDPD\_0P

DDPD\_1N

DDPD\_1P

DDPD\_2N

DDPD\_2P

3D3V\_S0

RN1706

SRN2K2J-1-GP

**Layout Note:**  
Close HDMI port

**Layout Note:**  
HDMI trace length to DC CAP. max 10000mil

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (LVDS/CRT/DDI)

Size

Document Number

OAK14 Chief River DIS

Rev

A00

Date

Wednesday, September 05, 2012

Sheet

17


of

105






### Layout Note:

DMI\_ZCOMP keep W=4 mils and routing length less than 500 mils.  
DMI\_IRCOMP keep W=4 mils and routing length less than 500 mils.



| DSWODVREN - On Die DSW VR Enable |                   |
|----------------------------------|-------------------|
| HIGH                             | Enabled (DEFAULT) |
| LOW                              | Disabled          |



reserve for EMI Request


M14 DIS

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (DM I/FDI/PM)**

Size A3 Document Number: **DNE40 14 CR DIS** Rev: **A00**


Date: Wednesday, September 05, 2012 Sheet 19 of 105




**Layout Note:**  
Layout trace < 14000mil



**Layout Note:**  
Layout trace < 14000mil




**Layout Note:**  
CLKOUT termination  
place close to PCH <500mil




**Layout Note:**

|                        |              |  |  |  |
|------------------------|--------------|--|--|--|
| Can Place Far away PCH | SRN2K2J-1-GP |  |  |  |
|------------------------|--------------|--|--|--|



82.30020.D41  
2nd = 82.30020.G61



PEG\_CLKREQ# 22

**IMA** R2010  
10KR2J-3-G

**Layout Note:**  
1500mil < Layout trace < 10000mil

| BIOS UMA/DIS Strap pin |              |              |
|------------------------|--------------|--------------|
|                        | BOARD_ID1    | BOARD_ID2    |
| <del>PX(NB)</del>      | <del>0</del> | <del>0</del> |
| <del>DIS</del>         | <del>0</del> | <del>1</del> |
| UMA                    | 1            | 0            |
| Optimus (NV)           | 1            | 1            |

M14 DIS





**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                                   |
|-------|-----------------------------------|
| Title | <b>PCH (PCI-E/SMBUS/CLOCK/CL)</b> |
|-------|-----------------------------------|

|            |   |          |
|------------|---|----------|
| Size<br>A3 | Document Number<br><b>OAK14 Chief River DIS</b> | Rev<br>A |
|------------|---|----------|

Date: Wednesday, September 05, 2012 Sheet 20 of 105





**Layout Note:**  
Check these four balls are connected firstly, then to GND

|                      |  |
|----------------------|--|
| PLL ON DIE VR ENABLE |  |
| GPIO28 (PLL_ODVR_EN) | Weakly internal pull up 20k.<br>High - Enable<br>LOW - Disable |

M14 DIS

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (GPIO/CPU)**

Size A3 Document Number **OAK14 Chief River DIS** Rev **A00**

Date: Wednesday, September 05, 2012 Sheet 22 of 105



SSID = PCH



| Voltage Rail | Voltage(V) | Iccmax(A) |
|--------------|------------|-----------|
| V_PROC_IO    | 1.05/1.0   | 0.002     |
| V5REF        | 5          | 0.001     |
| V5REF_Sus    | 5          | 0.001     |
| Vcc3_3       | 3.3        | 0.178     |
| VccADAC      | 3.3        | 0.063     |
| VccADPLLA    | 1.05       | 0.075     |
| VccADPLLB    | 1.05       | 0.075     |
| VccCore      | 1.05       | 1.73      |
| VccDMI       | 1.1        | 0.047     |
| VccIO        | 1.05       | 3.799     |
| VccASW       | 1.05       | 0.803     |
| VccSPI       | 3.3        | 0.01      |
| VccDSW3_3    | 3.3        | 0.001     |
| VccDFTTERM   | 1.8        | 0.002     |
| VccRTC       | 3.3        | 6uA       |
| VccSus3_3    | 3.3        | 0.065     |
| VccSusHDA    | 3.3        | 0.01      |
| VccVRM       | 1.5        | 0.147     |
| VccClkDMI    | 1.05       | 0.075     |
| VccSSC       | 1.05       | 0.095     |
| VccDIFFCLKN  | 1.05       | 0.05      |
| VccALVDS     | 3.3        | 0.001     |
| VccTX_LVDS   | 1.8        | 0.04      |


Refer to chipset EDS V.1.8

check

M14 DIS



|         |                               |                       |              |         |
|---------|-------------------------------|-----------------------|--------------|---------|
| Title   |                               |                       | PCH (POWER1) |         |
| Size A3 | Document Number               | OAK14 Chief River DIS |              | Rev A00 |
| Date:   | Wednesday, September 05, 2012 | Sheet 23              | of 105       |         |



| Voltage Rail | Voltage(V) | Iccmax(A) |
|--------------|------------|-----------|
| V_PROC_IO    | 1.05/1.0   | 0.002     |
| V5REF        | 5          | 0.001     |
| V5REF_Sus    | 5          | 0.001     |
| Vcc3_3       | 3.3        | 0.178     |
| VccADAC      | 3.3        | 0.063     |
| VccADPLLA    | 1.05       | 0.075     |
| VccADPLLB    | 1.05       | 0.075     |
| VccCore      | 1.05       | 1.73      |
| VccDMI       | 1.1        | 0.047     |
| VccIO        | 1.05       | 3.799     |
| VccASW       | 1.05       | 0.803     |
| VccSPI       | 3.3        | 0.01      |
| VccDSW3_3    | 3.3        | 0.001     |
| VccDFTerm    | 1.8        | 0.002     |
| VccRTC       | 3.3        | 6uA       |
| VccSus3_3    | 3.3        | 0.065     |
| VccSusHDA    | 3.3        | 0.01      |
| VccVRM       | 1.5        | 0.147     |
| VccClkDMI    | 1.05       | 0.075     |
| VccSSC       | 1.05       | 0.095     |
| VccDIFFCLKN  | 1.05       | 0.05      |
| VccALVDS     | 3.3        | 0.001     |
| VccTX_LVDS   | 1.8        | 0.04      |

Refer to chipset EDS V.1.8



|   |                               |             |     |
|---|-------------------------------|-------------|-----|
| <div style="text-align: center;"> <b><i>PCH (POWER2)</i></b> </div> |                               |             |     |
| Size A3   | Document Number               | Rev A       |     |
|   | <b><i>DNE40 14 CR DIS</i></b> |             |     |
| Date:   | Wednesday, September 05, 2012 | Sheet 24 of | 105 |

| PCH1H 8 OF 10 |       |             |
|---------------|-------|-------------|
| H5            | VSS0  |             |
| AA17          | VSS1  | VSS80 AK38  |
| AA2           | VSS2  | VSS81 AK4   |
| AA3           | VSS3  | VSS82 AK42  |
| AA33          | VSS4  | VSS83 AK46  |
| AA34          | VSS5  | VSS84 AK8   |
| AB11          | VSS6  | AL16        |
| AB14          | VSS7  | VSS85 AL17  |
| AB39          | VSS8  | VSS86 AL19  |
| AB4           | VSS9  | VSS87 AL2   |
| AB43          | VSS10 | VSS88 AL21  |
| AB5           | VSS11 | VSS89 AL23  |
| AB7           | VSS12 | VSS90 AL26  |
| AC19          | VSS13 | VSS91 AL27  |
| AC2           | VSS14 | VSS92 AL31  |
| AC21          | VSS15 | VSS93 AL33  |
| AC24          | VSS16 | VSS94 AL34  |
| AC33          | VSS17 | VSS95 AL48  |
| AC34          | VSS18 | VSS96 AL48  |
| AC48          | VSS19 | VSS97 AM14  |
| AD10          | VSS20 | VSS98 AM36  |
| AD11          | VSS21 | VSS99 AM39  |
| AD12          | VSS22 | VSS100 AM43 |
| AD13          | VSS23 | VSS101 AM45 |
| AD19          | VSS24 | VSS102 AM45 |
| AD24          | VSS25 | VSS103 AM46 |
| AD26          | VSS26 | AM7         |
| AD27          | VSS27 | VSS104 AN2  |
| AD33          | VSS28 | VSS105 AN29 |
| AD34          | VSS29 | VSS106 AN3  |
| AD36          | VSS30 | VSS107 AN31 |
| AD37          | VSS31 | VSS108 AP12 |
| AD38          | VSS32 | VSS109 AP19 |
| AD39          | VSS33 | VSS110 AP28 |
| AD4           | VSS34 | VSS111 AP30 |
| AD40          | VSS35 | VSS112 AP32 |
| AD42          | VSS36 | VSS113 AP38 |
| AD43          | VSS37 | VSS114 AP4  |
| AD45          | VSS38 | VSS115 AP42 |
| AD46          | VSS39 | VSS116 AP46 |
| AD8           | VSS40 | VSS117 AP8  |
| AE2           | VSS41 | VSS118 AR2  |
| AE3           | VSS42 | VSS119 AR48 |
| AF10          | VSS43 | VSS120 AT11 |
| AF12          | VSS44 | VSS121 AT13 |
| AD14          | VSS45 | VSS122 AT18 |
| AD16          | VSS46 | VSS123 AT22 |
| AF16          | VSS47 | VSS124 AT26 |
| AF19          | VSS48 | VSS125 AT28 |
| AF24          | VSS49 | VSS126 AT30 |
| AF26          | VSS50 | VSS127 AT32 |
| AF27          | VSS51 | VSS128 AT34 |
| AF29          | VSS52 | VSS129 AT39 |
| AF31          | VSS53 | VSS130 AT42 |
| AF38          | VSS54 | VSS131 AT46 |
| AF4           | VSS55 | VSS132 AT7  |
| AF42          | VSS56 | VSS133 AU24 |
| AF46          | VSS57 | VSS134 AU30 |
| AF5           | VSS58 | VSS135 AU36 |
| AF7           | VSS59 | VSS136 AV20 |
| AF8           | VSS60 | VSS137 AV24 |
| AG19          | VSS61 | VSS138 AV30 |
| AG2           | VSS62 | VSS139 AV38 |
| AG31          | VSS63 | VSS140 AV4  |
| AG48          | VSS64 | VSS141 AV43 |
| AH11          | VSS65 | VSS142 AV8  |
| AH3           | VSS66 | VSS143 AW14 |
| AH36          | VSS67 | VSS144 AW18 |
| AH39          | VSS68 | VSS145 AW2  |
| AH40          | VSS69 | VSS146 AW22 |
| AH42          | VSS70 | VSS147 AW26 |
| AH46          | VSS71 | VSS148 AW28 |
| AH7           | VSS72 | VSS149 AW34 |
| AJ19          | VSS73 | VSS150 AW36 |
| AJ21          | VSS74 | VSS151 AW40 |
| AJ24          | VSS75 | VSS152 AW48 |
| AJ33          | VSS76 | VSS153 AW48 |
| AJ34          | VSS77 | VSS154 AV11 |
| AK12          | VSS78 | VSS155 AY12 |
| AK3           | VSS79 | VSS156 AY22 |
|               |       | VSS157 AY28 |
|               |       | VSS158      |

PANTHER-GP-NF  
71.PANTH.00U



| PCH1I 9 OF 10 |        |             |
|---------------|--------|-------------|
| AY4           | VSS159 | VSS259 H46  |
| AY42          | VSS160 | VSS260 K18  |
| AY46          | VSS161 | VSS261 K26  |
| B11           | VSS162 | VSS262 K39  |
| B15           | VSS163 | VSS263 K46  |
| B19           | VSS164 | VSS264 K7   |
| B23           | VSS165 | VSS265 L18  |
| B27           | VSS166 | VSS266 L2   |
| B31           | VSS167 | VSS267 L20  |
| B35           | VSS168 | VSS268 L26  |
| B39           | VSS169 | VSS269 L36  |
| B7            | VSS170 | VSS270 L48  |
| F45           | VSS171 | VSS271 M12  |
| BB12          | VSS172 | VSS272 M16  |
| BB16          | VSS173 | VSS273 M18  |
| BB20          | VSS174 | VSS274 M22  |
| BB22          | VSS175 | VSS275 M24  |
| BB24          | VSS176 | VSS276 M30  |
| BB28          | VSS177 | VSS277 M32  |
| BB30          | VSS178 | VSS278 M34  |
| BB38          | VSS179 | VSS279 M38  |
| BB4           | VSS180 | VSS280 M4   |
| BB46          | VSS181 | VSS281 M42  |
| BC14          | VSS182 | VSS282 M46  |
| BC18          | VSS183 | VSS283 M8   |
| BC2           | VSS184 | VSS284 N18  |
| BC22          | VSS185 | VSS285 P30  |
| BC26          | VSS186 | VSS286 N47  |
| BC32          | VSS187 | VSS287 P11  |
| BC34          | VSS188 | VSS288 P18  |
| BC36          | VSS189 | VSS289 T33  |
| BC40          | VSS190 | VSS290 P40  |
| BC42          | VSS191 | VSS291 P43  |
| BC48          | VSS192 | VSS292 P47  |
| BD46          | VSS193 | VSS293 P7   |
| BD5           | VSS194 | VSS294 R2   |
| BE22          | VSS195 | VSS295 R48  |
| BE26          | VSS196 | VSS296 T12  |
| BE40          | VSS197 | VSS297 T31  |
| BF10          | VSS198 | VSS298 T37  |
| BF12          | VSS199 | VSS299 T4   |
| BF16          | VSS200 | VSS300 W34  |
| BF20          | VSS201 | VSS301 T46  |
| BF22          | VSS202 | VSS302 T47  |
| BF24          | VSS203 | VSS303 T8   |
| BF26          | VSS204 | VSS304 V11  |
| BF28          | VSS205 | VSS305 V17  |
| BF3           | VSS206 | VSS306 V26  |
| BF30          | VSS207 | VSS307 V27  |
| BF38          | VSS208 | VSS308 V29  |
| BF40          | VSS209 | VSS309 V31  |
| BF8           | VSS210 | VSS310 V36  |
| BG17          | VSS211 | VSS311 V39  |
| BG21          | VSS212 | VSS312 V43  |
| BG33          | VSS213 | VSS313 V7   |
| BG44          | VSS214 | VSS314 W17  |
| BG8           | VSS215 | VSS315 W19  |
| BH11          | VSS216 | VSS316 W2   |
| BH15          | VSS217 | VSS317 W27  |
| BH17          | VSS218 | VSS318 W48  |
| BH19          | VSS219 | VSS319 Y12  |
| H10           | VSS220 | VSS320 Y38  |
| BH27          | VSS221 | VSS321 Y4   |
| BH31          | VSS222 | VSS322 Y42  |
| BH33          | VSS223 | VSS323 Y46  |
| BH35          | VSS224 | VSS324 Y8   |
| BH39          | VSS225 | VSS325 BG29 |
| BH43          | VSS226 | VSS326 N24  |
| BH7           | VSS227 | VSS327 AJ3  |
| D3            | VSS228 | VSS328 AD47 |
| D12           | VSS229 | VSS329 B43  |
| D16           | VSS230 | VSS330 BE10 |
| D18           | VSS231 | VSS331 BG41 |
| D22           | VSS232 | VSS332 G14  |
| D24           | VSS233 | VSS333 H16  |
| D26           | VSS234 | VSS334 T36  |
| D30           | VSS235 | VSS335 BG22 |
| D32           | VSS236 | VSS336 BG24 |
| D34           | VSS237 | VSS337 C22  |
| D38           | VSS238 | VSS338 AP13 |
| D42           | VSS239 | VSS339 M14  |
| D4            | VSS240 | VSS340 AP3  |
| E18           | VSS241 | VSS341 AP1  |
| E26           | VSS242 | VSS342 BE16 |
| G18           | VSS243 | VSS343 BC16 |
| G20           | VSS244 | VSS344 BG28 |
| G26           | VSS245 | VSS345 BJ28 |
| G28           | VSS246 |             |
| G36           | VSS247 |             |
| G48           | VSS248 |             |
| H12           | VSS249 |             |
| H18           | VSS250 |             |
| H22           | VSS251 |             |
| H24           | VSS252 |             |
| H26           | VSS253 |             |
| H30           | VSS254 |             |
| H32           | VSS255 |             |
| H34           | VSS256 |             |
| F3            | VSS257 |             |
|               | VSS258 |             |

PANTHER-GP-NF  
71.PANTH.00U



M14 DIS

|   |   |          |   |        |                   |
|---|---|----------|---|--------|-------------------|
|  |   |          | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |        |                   |
| Title <b>PCH (VSS)</b>  |   |          |   |        |                   |
| Size<br>A3  | Document Number<br><b>OAK14 Chief River DIS</b> |          |   |        | Rev<br><b>A00</b> |
| Date: Wednesday, September 05, 2012   |   | Sheet 25 |   | of 105 |                   |

( Blanking )

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title

**Reserved**

|                                     |   |                   |
|-------------------------------------|---|-------------------|
| Size<br>A3                          | Document Number<br><b>OAK14 Chief River DIS</b> | Rev<br><b>A00</b> |
| Date: Wednesday, September 05, 2012 | Sheet 26  | of 105            |



# Thermal sensor NCT7718W




ALERT# /T CRIT#  
Pull-up Resistor


| R5   | 2Kohm | 7.5Kohm | 10.5Kohm | 14Kohm | 18.7Kohm |
|------|-------|---------|----------|--------|----------|
| 77°C | 87°C  | 97°C    | 107°C    | 117°C  |          |
| 79°C | 89°C  | 99°C    | 109°C    | 119°C  |          |
| 81°C | 91°C  | 101°C   | 111°C    | 121°C  |          |
| 83°C | 93°C  | 103°C   | 113°C    | 123°C  |          |
| 85°C | 95°C  | 105°C   | 115°C    | 125°C  |          |

T CRIT temperature strapping point


Layout notice :  
Both DXN and DXP routing 10 mil  
trace width and 10 mil spacing. and route has to be away from the high noise area.  
Put the C2807 2200pF to close the NCT7718W



## Fan controller NCT3940S-A




## Fan Connector



M14 DIS


SSID = AUDIO



Analog  
Digital

ALC3221 : 71.03221.A03

DMIC: > 5mil and keep out the analog signal



Depop sound

83.BAT54.V01

84.T3906.A11  
2nd = 84.03906.F11

84.02043.011

84.02043.011

M14 DIS

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                               |       |                     |
|-------|-------------------------------|-------|---------------------|
| Title |                               |       | Audio Codec ALC3221 |
| Size  | Document Number               | Rev   | A00                 |
| A3    | OAK14 Chief River DIS         |       |                     |
| Date: | Wednesday, September 05, 2012 | Sheet | 29 of 105           |

WWW.AliSaler.Com



(Blanking)

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title

**Reserved**

|            |   |                   |
|------------|---|-------------------|
| Size<br>A3 | Document Number<br><b>OAK14 Chief River DIS</b> | Rev<br><b>A00</b> |
|------------|---|-------------------|



|                                     |                 |
|-------------------------------------|-----------------|
| Date: Wednesday, September 05, 2012 | Sheet 30 of 105 |
|-------------------------------------|-----------------|

# LAN CHIP






1mS < +3D3V\_LAN\_S5 Rising time (10%~90%) <100mS

40 mils



251mA



M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title |
|-------|
|-------|

**LOM**


Size  
A

| Document Number |
|-----------------|
|-----------------|

**OAK14 Chief River DIS**Rev  
**A00**

Date: Wednesday, September 05, 2012

Sheet 31 of 105



M14 DIS



(Blanking)

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**OAK14 Chief River DIS**

Date: Wednesday, September 05, 2012

Rev  
**A00**

Sheet 33 of 105

**Reserved**

( Blanking )

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**OAK14 Chief River DIS**

Date: Wednesday, September 05, 2012


Rev  
**A00**

Sheet 34 of 105

**Reserved**

( Blanking )

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

**OAK14 Chief River DIS**



Rev

**A00**


Date: Wednesday, September 05, 2012

Sheet 35 of 105

SSID = Reset.Suspend



## ROSA Run Power



## 5V\_S0

+5V\_RUN Consumption  
Peak current ?A  
Design current ?A

## 3D3V\_S0

+3.3V\_RUN Consumption  
Peak current ?A  
Design current ?A

## 1D5V\_S0


+1.5V\_RUN Consumption  
Peak current ?A  
Design current ?A

M14 DIS


|   |                               |   |        |
|---|-------------------------------|---|--------|
|  |                               | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |        |
| Title   |                               |   |        |
| <b>Power Plane Enable</b>   |                               |   |        |
| Size<br>A3  | Document Number               | Rev<br><b>A00</b>   |        |
| <b>OAK14 Chief River DIS</b>  |                               |   |        |
| Date:   | Wednesday, September 05, 2012 | Sheet 36  | of 105 |



Close to CPU  
S3 Power Reduction Circuit Processor VREF\_DQ Implementation




Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK




SM\_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ \* 0.55± 200mV and the edge must be monotonic

Close to DIMM  
S3 Power Reduction Circuit SM\_DRAMPWROK




Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK



M14 DIS

SSID = PWR.Support

Layout Note:  
PSID Layout width > 25mil





**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DCIN**


Size: A3 Document Number: **OAK14 Chief River DIS** Rev: **A00**

Date: Wednesday, September 05, 2012 Sheet: 38 of 105

SSID = PWR.Support



Placement: Close to Batt Connector





M14 DIS

|                                     |   |   |        |
|-------------------------------------|---|---|--------|
|                                     |   | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |        |
| <b>Title</b><br><b>BATT CONN</b>    |   |   |        |
| Size<br>A4                          | Document Number<br><b>OAK14 Chief River DIS</b> | Rev<br><b>A00</b>   |        |
| Date: Wednesday, September 05, 2012 |   | Sheet 39  | of 105 |


EC code only BQ24707

| H_PROCHOT# | AD_IA_HW | AD_IA_HW2 |
|------------|----------|-----------|
| 65W        | 0        | 0         |
| 90W        | 1        | 0         |
| 130W       | 0        | 1         |

| Adapter type | PR4023 |
|--------------|--------|
| 65W          | 24K    |
| 90W          | 33.2K  |
| 130W         | 59K    |




M14 DIS




M14 DIS






M14 DIS



I/P cap: 10U 25V K0805 X5R/ 78.10622.51L  
 Inductor: CHIP CHK 0.36UH PCMC104T-R36MH 1.05mohm/ Isat =60A rms68.R3610.20S  
 O/P cap: CHIP CAP EL 470U 2V 7.3\*4.3 ESR=0.0045 3.8Arms Panasonic/79.47719.9BL  
 H/S: RJK03J6DPA-00#J5A / 10mohm/13mOhm@4.5Vgs/ 84.00036.037  
 L/S: RJK03K5DPA-00#J5A / 3mohm/3.9mOhm@4.5Vgs/ 84.00035.037

M14 DIS

|                                      |  |   |            |
|--------------------------------------|--|---|------------|
| <b>DELL</b>                          |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,<br>Taipei Hsien 221, Taiwan, R.O.C. |            |
| Title: <b>ISL95833 CPU CORE(2/3)</b> |  |   |            |
| Size C                               | Document Number<br>OAK14 Chief River DIS |   | Rev<br>A00 |
| Date: Wednesday, September 05, 2012  |  | Sheet 43 of   | 105        |




I/P cap: 10U 25V K0805 X5R/ 78.10622.51L  
 Inductor: CHIP CHK 0.36UH PCMC104T-R36MH 1.05mohm/ Isat =60A rms68.R3610.20S  
 O/P cap: CHIP CAP 330U 2V BEFSX0D331XE 3.5Arms Panasonic/79.33719.20L  
 H/S: RJK03J6DPA-00#J5A / 10mohm/13mOhm@4.5Vgs/ 84.00036.037  
 L/S: RJK03K3DPA-00#J5A / 4.9mohm/6.1mOhm@4.5Vgs/ 84.003K3.037

M14 DIS



# TPS51219 for 1D05V\_VTT



I/P cap: 10U 25V K0805 X5R/ 78.10622.51L  
 Inductor: CHIP CHK 0.36UH PCMC104T-R36MH 1.05mohm/ Isat =60A rms68.R3610.20S  
 O/P cap: CHIP CAP POL 330U 2.5V M 6.3\*4.5 2.3Arms Matsuti/77.53371.18L  
 H/S: RJK03J6DPA-00#J5A / 10mohm/13mOhm@4.5Vgs/ 84.00036.037  
 L/S: RJK03K3DPA-00#J5A / 4.9mohm/6.1mOhm@4.5Vgs/ 84.003K3.037


M14 DIS

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51219 1D05V\_VTT**

Size: A3 Document Number: **DNE40 14 CR DIS** Rev: A00

Date: Wednesday, September 05, 2012 Sheet: 45 of 105



| State | S3 | S5 | VDDR | VTTREF | VTT       |
|-------|----|----|------|--------|-----------|
| S0    | Hi | Hi | On   | On     | On        |
| S3    | Lo | Hi | On   | On     | Off(Hi-Z) |
| S4/S5 | Lo | Lo | Off  | Off    | Off       |

| MODE     | Frequency | Discharge Mode         |
|----------|-----------|------------------------|
| PR4608   | 400kHz    | Tracking Discharge     |
| 200k ohm | 400kHz    |                        |
| 100k ohm | 300kHz    |                        |
| 68k ohm  | 300kHz    | Non-tracking Discharge |
| 47k ohm  | 400kHz    |                        |

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L  
 Inductor: CHIP CHOK 1.0UH PCMB104T-1R0M/ 3.3mohm/ Isat =28A rms /68.1R01C.10Q  
 O/P cap: CHIP CAP POL 330U 2.5V M 6.3\*4.5 2.3Arms Matsuti/77.53371.18L  
 H/S: RJK03J76DPA-00#J5A / 10mohm/13mOhm@4.5Vgs/ 84.00036.037  
 L/S: RJK03K3DPA-00#J5A / 4.9mohm/6.1mOhm@4.5Vgs/ 84.003K3.037

M14 DIS

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51216 +1.5V SUS**

Size A3 Document Number **OAK14 Chief River DIS** Rev **A00**

Date: Wednesday, September 05, 2012 Sheet 46 of 105

# SYW231 for 1D8V\_S0


D.C. =0.87A  
1.29A < OCP <1.52A



M14 DIS

|                                     |  |  |                |
|-------------------------------------|--|--|----------------|
| <b>DELL</b>                         |  | <b>Wistron Corporation</b>   |                |
|                                     |  | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                |
| Title <b>SYW231 1D8V S0</b>         |  |  |                |
| Size A3                             | Document Number <b>OAK14 Chief River DIS</b> |  | Rev <b>A00</b> |
| Date: Wednesday, September 05, 2012 |  | Sheet 47   | of 105         |

SSID = PWR.Plane.Regulator\_0p85v



D.C. =4.2A  
6.6A < OCP < 7.8A

| VCCSA_SEL Voltage Selection Table |          |        |        |
|-----------------------------------|----------|--------|--------|
| XE, QC, SV                        | ULV Only | VID[0] | VID[1] |
| 0.9 V                             | 0.9 V    | 0      | 0      |
| 0.8 V                             | 0.85 V   | 0      | 1      |
| 0.725 V                           | 0.775 V  | 1      | 0      |
| 0.675 V                           | 0.750 V  | 1      | 1      |

| TPS51463<br>for ULV | SW frq | PR4813 | VID0=0;VID1=1<br>(V) |
|---------------------|--------|--------|----------------------|
|                     | 700KHz | 100K   | 0.85                 |
|                     | 1MHz   | Open   | 0.85                 |






( Blanking )


M14 DIS

|   |   |   |                   |
|---|---|---|-------------------|
|  |   | <b>Wistron Corporation</b><br><small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</small> |                   |
| Title   |   |   |                   |
| <b>CRT Connector</b>  |   |   |                   |
| Size<br>A3  | Document Number<br><b>OAK14 Chief River DIS</b> |   | Rev<br><b>A00</b> |
| Date: Wednesday, September 05, 2012   | Sheet   | 50  | of 105            |

## HDMI Level Shifter



## HDMI CONN



( Blanking )

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**


|            |   |                   |
|------------|---|-------------------|
| Size<br>A3 | Document Number<br><b>OAK14 Chief River DIS</b> | Rev<br><b>A00</b> |
|------------|---|-------------------|

|                                     |                 |
|-------------------------------------|-----------------|
| Date: Wednesday, September 05, 2012 | Sheet 52 of 105 |
|-------------------------------------|-----------------|



(Blanking)

M14 DIS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**OAK14 Chief River DIS**

Date: Wednesday, September 05, 2012

Rev  
**A00**

Sheet 53 of 105

**LVDS Switch**

( Blanking )

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title



**Reserved**

|            |   |                   |
|------------|---|-------------------|
| Size<br>A3 | Document Number<br><b>OAK14 Chief River DIS</b> | Rev<br><b>A00</b> |
|------------|---|-------------------|



|                                     |                 |
|-------------------------------------|-----------------|
| Date: Wednesday, September 05, 2012 | Sheet 54 of 105 |
|-------------------------------------|-----------------|

(Blanking)


## SATA HDD Connector



## ODD Connector




When the drive is powered on, the FET to the MD/DA pin drive is OFF.  
When the drive is powered off, the FET to the MD/DA pin is ON



A00-0408 Add R5606 to pull high 3.3V\_S0  
Change pull high to 3.3V\_S0

A00-0415 Dummy R5606

## SATA Zero Power ODD



M14 DIS

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| HDD/ODD                             |                       |     |                 |
|-------------------------------------|-----------------------|-----|-----------------|
| Size A3                             | Document Number       | Rev | A00             |
| Date: Wednesday, September 05, 2012 | OAK14 Chief River DIS |     | Sheet 56 of 105 |

SSID = ESATA

( Blanking )

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

ESATA

Size  
A3

Document Number  
**OAK14 Chief River DIS**

Date: Wednesday, September 05, 2012

Rev  
**A00**

Sheet 57 of 105


SSID = AUDIO

## Speaker


### Layout Note:

trace width=30mil

R5801~R5804 and EC5804~EC5806  
near codec as possible




X01 0605



## Combo Jack

change to 22.10270.P81, but symble not change



M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Speaker/HPMIC CONN**

Size  
A4

Document Number

**OAK14 Chief River DIS**

Rev



**A00**

Date: Wednesday, September 05, 2012


Sheet 58 of 105

SSID = LOM



## LAN TransFormer



## RJ45




### SPI Flash ROM(8M) for PCH



#### Layout Note:

KBC---10"---PCH  
KBC---1.5"~6.5"---SPI  
PCH---0.5"~6.5"---SPI



SSID = RBATT




M14 DIS

|                                     |                 |  |  |
|-------------------------------------|-----------------|--|--|
| <b>DELL</b>                         |                 | <b>Wistron Corporation</b>   |  |
|                                     |                 | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |  |
| Title <b>Flash/RTC</b>              |                 |  |  |
| Size A3                             | Document Number | Rev A00  |  |
| Date: Wednesday, September 05, 2012 |                 | Sheet 60 of 105  |  |






**USB3.0 Port1**




**USB3.0 Port2**







### Right USB Power x1

Support 2A




M14 DIS

|   |                 |   |        |
|---|-----------------|---|--------|
|  |                 | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |        |
|   |                 | Title<br><b>USB Power SW</b>  |        |
| Size  | Document Number |   | Rev    |
|   |                 | <b>OAK14 Chief River DIS</b><br><b>A00</b>  |        |
| Date: Wednesday, September 05, 2012   |                 | Sheet 61  | of 105 |



(Blanking)

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**USB3.0 PORT**

|            |   |                   |
|------------|---|-------------------|
| Size<br>A3 | Document Number<br><b>OAK14 Chief River DIS</b> | Rev<br><b>A00</b> |
|------------|---|-------------------|

|                                     |                 |
|-------------------------------------|-----------------|
| Date: Wednesday, September 05, 2012 | Sheet 63 of 105 |
|-------------------------------------|-----------------|

(Blanking)

M14 DIS

|   |                              |   |            |
|---|------------------------------|---|------------|
|  |                              | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |            |
| Title   |                              |   |            |
| <b>RESERVED</b>   |                              |   |            |
| Size  | Document Number              |   | Rev        |
| A3  | <b>OAK14 Chief River DIS</b> |   | <b>A00</b> |
| Date: Wednesday, September 05, 2012   |                              | Sheet   | 64 of 105  |

**WWW.AliSaler.Com**



21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |  |
|-------|--|
| Title |  |
|-------|--|

### **MINICARD(WLAN)/ITP CONN**

Size

Document Number

Rev

## ***OAK14 Chief River DIS***

**A00**

Date: Wednesday, September 05, 2012

Sheet 65 of 105

(Blanking)

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

**OAK14 Chief River DIS**

Rev

**A00**

Date: Wednesday, September 05, 2012

Sheet 66 of 105

(Blanking)

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title

**Reserved**


|      |                              |            |
|------|------------------------------|------------|
| Size | Document Number              | Rev        |
| A3   | <b>OAK14 Chief River DIS</b> | <b>A00</b> |

|                                     |                 |
|-------------------------------------|-----------------|
| Date: Wednesday, September 05, 2012 | Sheet 67 of 105 |
|-------------------------------------|-----------------|


FRONT POWER LED  
Low actived from KBC GPIO




Wireless LED  
Low actived from KBC GPIO




SATA HDD LED(White)  
Low actived from PCH GPIO



Power button



Battery LED1 (AMBER\_LED)  
Low actived from KBC GPIO




Battery LED2 (WHITE\_LED)  
Low actived from KBC GPIO




SSID = KBC

Internal Keyboard Connector




SSID = Touch.Pad

Touch Pad Connector



CAP LED Control

LOW acted from KBC GPIO



M14 DIS

**DELL** Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

**Key Board/Touch Pad**


Size A4 Document Number

**OAK14 Chief River DIS**

Rev A00

Date: Wednesday, September 05, 2012 Sheet 69 of 105

SSID = User.Interface



M14 DIS

|   |   |   |                   |
|---|---|---|-------------------|
|  |   | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                   |
| Title<br><b>Hall Sensor</b>   |   |   |                   |
| Size<br>A4  | Document Number<br><b>OAK14 Chief River DIS</b> |   | Rev<br><b>A00</b> |
| Date: Wednesday, September 05, 2012   |   | Sheet 70 of 105   |                   |

**SSID = DEBUG PORT**



Place near trace separated point 3D3V\_S0


**SSID = CPU**

## CPU XDP

**WWW.AliSaler.Com**

( Blanking )

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

|      |                              |            |
|------|------------------------------|------------|
| Size | Document Number              | Rev        |
| A3   | <b>OAK14 Chief River DIS</b> | <b>A00</b> |

|                                     |                 |
|-------------------------------------|-----------------|
| Date: Wednesday, September 05, 2012 | Sheet 72 of 105 |
|-------------------------------------|-----------------|

( Blanking )

M14 DIS







**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

|            |   |                   |
|------------|---|-------------------|
| Size<br>A3 | Document Number<br><b>OAK14 Chief River DIS</b> | Rev<br><b>A00</b> |
|------------|---|-------------------|

|                                     |                 |
|-------------------------------------|-----------------|
| Date: Wednesday, September 05, 2012 | Sheet 73 of 105 |
|-------------------------------------|-----------------|




M14 DIS

|                                     |   |   |  |
|-------------------------------------|---|---|--|
|                                     |   | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |  |
|                                     |   | Title<br><b>SD/XD/MS/MMC Card CONN</b>  |  |
| Size<br>A3                          | Document Number<br><b>OAK14 Chief River DIS</b> | Rev<br><b>A00</b>   |  |
| Date: Wednesday, September 05, 2012 |   | Sheet 74 of 105   |  |

(Blanking)

M14 DIS

|   |   |   |                   |
|---|---|---|-------------------|
|  |   | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                   |
| Title   |   |   |                   |
| <b>Express Card</b>   |   |   |                   |
| Size<br>A3  | Document Number<br><b>OAK14 Chief River DIS</b> |   | Rev<br><b>A00</b> |
| Date: Wednesday, September 05, 2012   | Sheet   | 75 of   | 105               |

( Blanking )

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

|      |                              |            |
|------|------------------------------|------------|
| Size | Document Number              | Rev        |
| A3   | <b>OAK14 Chief River DIS</b> | <b>A00</b> |

|                                     |                 |
|-------------------------------------|-----------------|
| Date: Wednesday, September 05, 2012 | Sheet 76 of 105 |
|-------------------------------------|-----------------|



( Blanking )

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

**OAK14 Chief River DIS**

Rev

**A00**

Date: Wednesday, September 05, 2012

Sheet 77 of 105

( Blanking )

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**OAK14 Chief River DIS**

Date: Wednesday, September 05, 2012

Rev  
**A00**

Sheet 78 of 105

**Reserved**


(Blanking)

M14 DIS

|   |                              |   |            |
|---|------------------------------|---|------------|
|  |                              | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |            |
| Title   |                              |   |            |
| <b>Free Fall Sensor</b>   |                              |   |            |
| Size  | Document Number              |   | Rev        |
| A3  | <b>OAK14 Chief River DIS</b> |   | <b>A00</b> |
| Date: Wednesday, September 05, 2012   |                              | Sheet   | 79 of 105  |

( Blanking )

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**OAK14 Chief River DIS**

Date: Wednesday, September 05, 2012

Rev  
**A00**

Sheet 80 of 105

**Reserved**

( Blanking )

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**OAK14 Chief River DIS**




Date: Wednesday, September 05, 2012

Rev  
**A00**

Sheet 81 of 105

**Reserved**

SSID = User.Interface





M14 DIS



|                           |                               |   |           |
|---------------------------|-------------------------------|---|-----------|
| <b>DELL</b>               |                               | <b>Wistron Corporation</b>  |           |
|                           |                               | 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |           |
| Title                     |                               |   |           |
| <b>IO Board Connector</b> |                               |   |           |
| Size                      | Document Number               | Rev   |           |
| A3                        | <b>OAK14 Chief River DIS</b>  | A00   |           |
| Date:                     | Wednesday, September 05, 2012 | Sheet   | 82 of 105 |



## LVDS Interface




## HDMI Interface










N13P-GS1

| Strap Pin Name | Logical strapping name bit0 | Logical strapping name bit1 | Logical strapping name bit2 | Logical strapping name bit3 |
|----------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|
| ROM_SCLK       | PCI_DEVID(5)                | SUB_VENDOR                  | PCI_DEVID(5)                | PCI_P11_SH_TERM             |
| ROM_SI         | RAMCFG(2)                   | RAMCFG(2)                   | RAMCFG(2)                   | RAMCFG(2)                   |
| ROM_SO         | FID(1)                      | FID(1)                      | SMB_ALT_ADDR                | VGA_DEVICE                  |
| STRAP0         | USER(1)                     | USER(2)                     | USER(1)                     | USER(0)                     |
| STRAP1         | S0R3_PADCFG(3)              | S0R3_PADCFG(2)              | S0R3_PADCFG(1)              | S0R3_PADCFG(0)              |
| STRAP2         | PCI_DEVID(3)                | PCI_DEVID(3)                | PCI_DEVID(1)                | PCI_DEVID(0)                |
| STRAP3         | S0R3_EXPOSED                | S0R3_EXPOSED                | S0R3_EXPOSED                | S0R3_EXPOSED                |
| STRAP4         | RESERVED                    | PCI_SPEED_CHANGE_GENE       | PCI_MAX_SPEED               | DP_P11_VDD33V               |

10K ohm pull-up  
45K ohm pull-up  
5K ohm pull-down  
5K ohm pull-down  
45K ohm pull-down

| GPU                  | N13P-GS             |
|----------------------|---------------------|
| STRAP 0              | PULL UP 45.3K       |
| STRAP 1              | PULL DOWN 4.99K     |
| STRAP 2              | PULL DOWN 15K       |
| STRAP 3              | PULL DOWN 4.99K     |
| STRAP 4              | PULL DOWN 45.3K     |
| ROM_SCLK             | PULL UP 10K         |
| ROM_SCLK             | PULL UP 4.99K       |
| VRAM                 | ROM_SCLK pin        |
| 128M*16 DDR3 Samsung | Pull down 24.5K ohm |
| K4W2G1646E-BC11      | Pull down 30K ohm   |
| 128M*16 DDR3 Hynix   |                     |
| H5TQ263DPR-11C       |                     |

| Part Reference | Part Number | Value | PCB Footprint |
|----------------|-------------|-------|---------------|
| 8821D16        | ROM_SCLK    | 45.3K | 10K           |
| 8821D16        | ROM_SI      | 45.3K | 10K           |
| 8821D16        | ROM_SO      | 45.3K | 10K           |
| 8821D16        | STRAP0      | 45.3K | 10K           |
| 8821D16        | STRAP1      | 45.3K | 10K           |
| 8821D16        | STRAP2      | 45.3K | 10K           |
| 8821D16        | STRAP3      | 45.3K | 10K           |
| 8821D16        | STRAP4      | 45.3K | 10K           |




N13M-GSR


Table 4. Binary Strap Mode Mapping

| Strap Pin Name | Strap Mapping  | Resistance   | Polarity   |
|----------------|----------------|--------------|--|
| ROM_SCLK       | SMB_ALT_ADDR   | 10k $\Omega$ | Pull-down to GND   |
| ROM_SI         | SUB_VENDOR     | 10k $\Omega$ | Pull-up to 3V3 if VBIOS ROM exists<br>Pull-down to GND if no VBIOS ROM |
| ROM_SO         | VGA_DEVICE     | 10k $\Omega$ | Pull-down to GND (no display)  |
| STRAP0         | RAM_CFG[0]     | 10k $\Omega$ | See Note   |
| STRAP1         | RAM_CFG[1]     | 10k $\Omega$ | See Note   |
| STRAP2         | RAM_CFG[2]     | 10k $\Omega$ | See Note   |
| STRAP3         | RAM_CFG[3]     | 10k $\Omega$ | See Note   |
| STRAP4         | PCIE_MAX_SPEED | 10k $\Omega$ | Pull-down to GND   |


N13M-GS / N13P-GS







N13M-GSR




N13P-GS1





XVDD\_1~38  
NC : N13P-GL





M14 DIS

**DELL** Wistron Corporation  
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU\_DPPWR/GND(5/5)**

Size: Document Number: **OAK14 Chief River DIS** Rev: **A00**

Customer: **Wistron Corporation** Date: **September 05, 2012** Sheet: **87** of **105**




**WWW.AliSaler.Com**




105





# Frame Buffer Patition B-Lower Half



72.41646.00U



72.41646.00U




M14 DIS


**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **GPU-VRAM5,6 (3/4)**

Size A3 Document Number **OAK14 Chief River DIS** Rev **A00**


Date: Wednesday, September 05, 2012 Sheet 90 of 105








## 3D3V VGA S0




## 1D5V\_VGA\_S0



## 1D05V\_VGA\_S0

```
3D3V_VGA_S0 should ramp-up before  VGA_Core
VGA_Core should  ramp-up before 1D5V_VGA_S0
1D5V_VGA_S0 should  ramp-up before 1D05V_VGA_S0
```




## NV do not need 1.8V

**WWW.AliSaler.Com**

(Blanking)

M14 DIS

|   |                               |   |            |
|---|-------------------------------|---|------------|
|  |                               | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |            |
| Title   |                               |   |            |
| <b>LVDS Switch</b>  |                               |   |            |
| Size  | Document Number               |   | Rev        |
| A3  | <b>OAK14 Chief River DIS</b>  |   | <b>A00</b> |
| Date:   | Wednesday, September 05, 2012 | Sheet   | 94 of 105  |

(Blanking)

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**OAK14 Chief River DIS**

Date: Wednesday, September 05, 2012

Rev  
A00

Sheet 95 of 105

**CRT Switch**

SSID = SDIO

(Blanking)

M14 DIS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**TOUCH PANEL**


Size  
A3

Document Number  
**OAK14 Chief River DIS**


Rev  
**A00**

Date: Wednesday, September 05, 2012Sheet 96 of 105

SSID = Mechanical



SSID = EMI



M14 DIS




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|   |   |                   |
|---|---|-------------------|
| Title<br><b>UNUSED PARTS/EMI Capacitors</b> |   |                   |
| Size<br>A3                                  | Document Number<br><b>OAK14 Chief River DIS</b> | Rev<br><b>A00</b> |
| Date: Wednesday, September 05, 2012         | Sheet 97  | of 105            |

# Chief River Platform Power Sequence

(AC mode)

Red Words: Controlled by EC GPIO



Within logic high level, and disable it if it is less than the logic low level.

Ta  
VREF must be powered up before Vref1.1, or after Vref1.1 within 0.7 V. Also, VREF must power down after Vref1.1, or before Vref1.1 within 0.7 V.

Not floating.


Press the power button status.

This signal has no internal pull-up resistor and has no external 1k ohm de-bounce on the input.

Tb  
VREF must be powered up before Vref1.1, or after Vref1.1 within 0.7 V. Also, VREF must power down after Vref1.1, or before Vref1.1 within 0.7 V.

This signal represents the power good for all the non-CPU and non-graphic power rails.


## N13M-GS Power-Up/Down Sequence



For power-down, reversing the ramp-up sequence is recommended.

(DC mode)

Red Words: Controlled by EC GPIO



Press the power button status.


VREF must be powered up before Vref1.1, or after Vref1.1 within 0.7 V. Also, VREF must power down after Vref1.1, or before Vref1.1 within 0.7 V.

In case of a non-Deep S4(S5 Platform) timing 102 should be added to 107 which will make it 10800 ns.


VREF must be powered up before Vref1.1, or after Vref1.1 within 0.7 V. Also, VREF must power down after Vref1.1, or before Vref1.1 within 0.7 V.

This signal represents the power good for all the non-CPU and non-graphic power rails.

# OAK14 Chief River POWER UP SEQUENCE DIAGRAM



Power Up Sequence: -8 ~ 13



Power Shape

Regulator

LDO

Switch

M14 DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Power Block Diagram**

Size

Document Number

Rev

A3



**OAK14 Chief River DIS**

A00


Date: Wednesday, September 05, 2012

Sheet 100 of 105







# OAK14 DIS CLK Block Diagram



# Thermal Block Diagram



# Audio Block Diagram




| Version | Date | PAGE | Description of Required Change   |
|---------|------|------|--|
| X01     | 5/10 | P38  | Dummy R3818 R3813 for DT Mode  |
| X01     | 5/10 | P20  | Change CLK_PCIE_WLAN_REQ# PU from 3D3V_S5 to 3D3V_S0 & change port 3 to port 2(non AOAC) |
| X01     | 5/10 | P86  | Dummy R8613 (for N13M-GS1 strappin)  |
| X01     | 5/28 |      | Update connector list(5/28) for X01  |
| X01     | 5/30 | P49  | Add TPNL1 (USB20 port#3)   |
| X01     | 5/30 | P29  | Add delay circuit for Audio Jack JD pin  |
| X01     | 5/30 | P59  | Change RJ45 Conn   |
| X01     | 6/1  | P38  | Stuff PQ3801 PR3814 PR3815 for DT mode   |
| X01     | 6/1  | P37  | Change R3713 to 10k for sequence timing  |
| X01     | 6/1  | P31  | Change R3118 to 20k for sequence timing  |
| X01     | 6/1  | P69  | Add KBL1 and keyboard backlight function   |
| X01     | 6/1  | P27  | Change PCB version from X00 to X01   |
| X01     | 6/5  | P46  | Fine tune the level of 1d5v_vga_s0: PR4601 (47K -> 57.6K)                                |
| X01     | 6/5  | P58  | Add TVS at combo JACK & RJ45 for EMI request   |
| X01     | 6/5  | P18  | Move the KB_LED_BL_DET from GPIO5 to GPIO4   |
| X01     | 6/11 |      | Implement EMI change request 6/11  |
| X01     | 6/11 | P27  | Delete RN2702 , DY R2716, Stuff R2717 For DT Mode  |
| X01     | 6/11 | P21  | Add VRAM detect circuit at PCH_GPIO57  |
| X01     | 6/11 | P51  | Change D5101 to 83.00056.G11 for lower internal cap                                      |
| X01     | 6/12 | P18  | Move USB2.0 from port4# to port2#  |
| X01     | 6/12 | P49  | Modify CAMERA1 to CAM1   |
| X01     | 6/13 | P61  | Separate the USB3.0 PWR to USB30_VCCA & USB30_VCCB                                       |
| X01     | 6/14 | P49  | Add LCD Back Light control circuit from KBC GPIO33                                       |
| X01     | 6/14 | P40  | implement Power team request item  |
| X01     | 6/15 | P31  | Change C3102=C3103=18pf for Xtal vendor request  |
| X01     | 6/15 | P62  | Modify cap value for USB30_VCCA & USB30_VCCB   |
| X01     | 6/18 | P69  | DY the Keyboard back light parts, add R6916 for PU                                       |
| X01     | 6/18 | P61  | Change TC6102 & TC6104 to 78.10710.52L; TC6103 to 79.10710.60L                           |
| X01     | 6/18 | P20  | Move WLAN from PCIE 4# to PCIE 3#  |
| X01     | 6/18 | P51  | implement EMI team request item (6/15)   |
| X01     | 6/18 | P69  | Remove R6916 Stuff R6912   |
| X01     | 6/18 | P69  | Change Q6801~Q6805 & Q6902 to 84.00144.P11   |
|         |      |      |  |

M14 DIS

|   |   |           |   |        |                   |
|---|---|-----------|---|--------|-------------------|
|  |   |           | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |        |                   |
| Title   |   |           |   |        |                   |
| <b>Change History</b>   |   |           |   |        |                   |
| Size<br>A3  | Document Number<br><b>OAK14 Chief River DIS</b> |           |   |        | Rev<br><b>A00</b> |
| Date: Wednesday, September 05, 2012   |   | Sheet 104 |   | of 105 |                   |



|   |                               |   |            |
|---|-------------------------------|---|------------|
| M14 DIS   |                               |   |            |
|  |                               | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |            |
| Title   |                               |   |            |
| <b><i>Change History</i></b>  |                               |   |            |
| Size<br>A3  | Document Number               | Rev   |            |
|   | <b>OAK14 Chief River DIS</b>  | <b>A00</b>  |            |
| Date:   | Wednesday, September 05, 2012 | Sheet   | 106 of 106 |